Contents Menu Expand Light mode Dark mode Auto light/dark, in light mode Auto light/dark, in dark mode Skip to content
PhotonForge
Light Logo Dark Logo
  • Getting Started
  • Short Guides
    • Technology
    • Layers
    • Ports
    • Electrical Ports
    • Fiber Ports
    • PDK Components
    • Parametric Component Library
    • Custom Technology
    • Custom Parametric Components
    • Routing and Connections
    • Importing a GDSII/OASIS Layout
    • Exporting a GDSII/OASIS Layout
    • S Parameters
    • Tidy3D Model
    • Circuit Model
    • Data Model
  • Examples
    • Component design
      • Y Splitter
      • Mach-Zehnder Interferometer
      • Waveguide Crossing
      • 90° Optical Hybrid
      • Cascaded MZI Filter
      • Cascaded Rings Filter
      • Polarization Splitter Rotator
      • Grating Coupler
      • Edge Coupler
      • MMI Optimization with Tidy3D Design Plugin
      • Waveguide Coupling Simulation with Port Bending
    • Active device design
      • Tunable MZI
      • Electro-Optic Mach-Zehnder Modulator
      • Signal Integrity Analysis of a 100 Gbps Transmitter
    • Full chip layout
      • Add-Drop Filter Layout
      • Building Circuit Models from Layout Files
      • Microring Modulator
      • Dual Polarization IQ Modulator
      • Quantum Chip
      • LIDAR
      • Foundry-Compatible PIC Design Flow
  • Python API Reference
    • Module Configuration
    • Structures
      • Circle
      • Path
      • Polygon
      • Rectangle
      • ConstructiveSolid
      • Extruded
      • Polyhedron
      • boolean
      • envelope
      • heal
      • offset
      • text
      • tidy3d_structures_from_layout
    • Stencils
      • cross
      • focused_grating
      • grating
      • linear_taper
      • mmi
      • ruler
      • vernier_scale
      • as_component
    • Components
      • Component
      • FiberPort
      • GaussianPort
      • Label
      • PhfStream
      • Port
      • Reference
      • Terminal
      • component_from_netlist
      • find_top_level
      • load_layout
      • load_phf
      • parametric_component
      • set_unique_names
      • write_layout
      • write_phf
    • Parametric Components
      • bend
      • crossing
      • dual_ring_coupler
      • rectangular_spiral
      • circular_spiral
      • ring_coupler
      • s_bend
      • s_bend_coupler
      • s_bend_ring_coupler
      • s_bend_straight_coupler
      • straight
      • transition
      • route
      • route_taper
      • route_manhattan
      • route_s_bend
      • route_length
    • Technology
      • ExtrusionSpec
      • LayerSpec
      • MaskSpec
      • PortSpec
      • Technology
      • basic_technology
      • cpw_spec
      • parametric_technology
      • port_modes
    • Models
      • CircuitModel
      • DataModel
      • DirectionalCouplerModel
      • EMEModel
      • Model
      • ModelResult
      • PowerSplitterModel
      • SMatrix
      • TerminationModel
      • Tidy3DModel
      • TwoPortModel
      • WaveguideModel
      • PoleResidueMatrix
      • TimeDomainModel
      • abort_pending_tasks
      • frequency_classification
      • load_snp
      • pole_residue_fit
      • register_model_class
      • cache_s_matrix
      • clear_cache
      • cache_capacity
    • Monte Carlo
      • RandomVariable
      • s_matrix
    • Utilities
      • Expression
      • LayerTable
      • ExtrusionTable
      • PortSpecTable
      • LiveViewer
      • grid_layout
      • pack_layout
      • s_bend_length
      • grid_ceil
      • grid_floor
      • snap_to_grid
      • plot_s_matrix
      • tidy3d_plot
  • Frequently Asked Questions
  • Change Log
  • Software License Agreement
Back to top

Full chip layout¶

Add-Drop Filter Layout
Building Circuit Models from Layout Files
Microring Modulator
Dual Polarization IQ Modulator
Quantum Chip
LIDAR
Foundry-Compatible PIC Design Flow
Next
Add-Drop Filter Layout
Previous
Signal Integrity Analysis of a 100 Gbps Transmitter
Copyright © 2023, Flexcompute Inc.
Made with Furo